Abstract-The optimization of the input MOSFET for charge amplifiers in deep submicron technologies is discussed. After a review of the traditional approach, the impact of properly modeling the equivalent series noise and gate capacitance of the MOSFET is presented. It is shown that the enhanced MOSFET model, when compared to the classical, produces a different resolution estimate and input MOSFET optimization result. The minimum channel length and the maximum allocated power are not always the best choice in terms of resolution. Also, in an optimized front-end, the low frequency noise contribution to the Equivalent Noise Charge may depend on the time constant of the filter. As an example, results from the commercial TSMC 0.25 m CMOS technology are reported.
I. INTRODUCTION
A PPLICATION specific integrated circuits (ASICs) can be a valuable solution in front-end electronics for radiation sensors. Detection systems with high sensor pixellation can benefit from low power, low parasitics, high front-end channel density, and low cost per channel. In addition the ASICs are characterized by good radiation tolerance [1] - [3] and can integrate large amount of additional signal processing and functions in analog, mixed-signal and digital domains, thus offering further advantage in terms of power and area.
In a properly designed front-end, the resolution is limited by the noise from the input transistor. Consequently a relevant phase of the design consists of optimizing the input MOSFET with respect to sensor, interconnects and the specific application. The choice of the optimum polarity (n-or p-channel), size (length L and width W) and operating point (drain current density and drain-to-source voltage ) is determinant in achieving the best performance. The optimization process relies on equations, models, and parameters that can be strongly dependent on the technology. As deep submicron CMOS technologies are developed and characterized for digital design, the process of optimizing the input MOSFET can become very challenging. This contribution would like to provide low-noise front-end designers with techniques to keep pace with the rapid evolution of CMOS technology.
After a review of the traditional optimization process, the impact of properly modeling the series noise and gate capacitance of the MOSFET is discussed. It is shown that the enhanced MOSFET model, when compared to the classical, produces a different resolution estimate and input MOSFET optimization result. As an example, the commercial TSMC 0.25 m CMOS technology is characterized and investigated for the best achievable resolution.
II. THE ENC EQUATION
The resolution of a front-end can be measured in terms of equivalent noise charge (ENC) [4] - [7] . The ENC corresponds to the charge that must be delivered to the front-end in order to achieve an output signal-to-noise ratio equal to the unity.
In the following we will assume that the resolution of the front-end is dominated by the noise from the input MOSFET, characterized by a gate length L, a gate width W, and a drain current density . We will also assume that the front-end implements a time invariant filter with overall pulse response to a charge Q equal to , and characterized by a maximum . In Fig. 1 a schematic of the front-end for the evaluation of the ENC is shown. The parallel noise contribution , characterized by a unilateral power spectral density , is typically related to the sensor leakage current, to its bias circuitry and to the charge amplifier feedback circuitry. In the following, we will initially assume a white density . Later, since this contribution is not relevant to the optimization of the input MOSFET, this term will be neglected. The series noise contribution , characterized by a unilateral power spectral density , is dominated by noise processes in the input MOSFET. In the following, we will initially assume a density where is the amplitude coefficient of the noise, and it is dependent on the technology. The white term is related to the transconductance of the MOSFET. The input capacitance includes the sensor capacitance, the feedback capacitance, and any parasitic connected to the input node not dependent on the size (W,L) of the input MOSFET. The gate capacitance includes any term dependent on the size (W and/or L) of the input MOSFET.
The ENC can be expressed as follows:
(1) (2) at the bottom of the page, where the time is normalized to an arbitrary time constant , and is the Laplace transform of . Substituting the pulse peaking time , calculated from 1% to the peak, into (2), yields (3) where the three ENC coefficients (4) depend only on the type of filter, and H(jx) is obtained by substituting with in . In Table I the coefficients for some commonly adopted time invariant filters are reported, along with the ratio between the pulsewidth , calculated from 1% amplitude before peak to 1% after peak, and the peaking time , calculated from 1% to the peak. The R-type filters have real coincident poles only while the C-type filters, commonly adopted in commercial discrete shapers, have complex conjugate poles [8] . The order of the filters in Table I ranges from 2nd to 7th. It can be observed that, as the order increases, the ratio decreases making the high-order filters more suitable for high rate applications. Also, at equal order, the C-type filters offer a better ratio than the R-type filters. Finally, the advantage of zero area for bipolar filters, which in absence of effective baseline stabilization at high rate can be relevant, is compensated by worse values in the series coefficients and , especially for high orders. Without loss of generality we will simplify our analysis by assuming , and , which are close to the typical values for a good time invariant unipolar shaper.
In the rest of the analysis the parallel noise contribution , not relevant for the optimization of the input MOSFET, will be neglected, and the general expression for the ENC in (3) will be simplified as follows:
III. CONSTRAINTS, VARIABLES AND MODELS
The input MOSFET must be optimized for the minimum ENC. The ENC depends on some parameters not related to the input MOSFET, specifically the input capacitance , the peaking time , and the maximum power allocated to the input MOSFET. Typically the input capacitance is set by the sensor and interconnects, the maximum power depends on system level constraints, and the peaking time is set to satisfy requirements on pulse rate or signal formation time in the detector. In the presence of nonnegligible parallel noise contribution a further constraint on the peaking time may occur.
The typical optimization process consequently assumes , and as constraints. One further constraint results from the use of a single supply (6) where is the MOSFET drain current density. The relation shown in (6) establishes a constraint on the product. It follows that, once , and are defined, the ENC depends only on two the variables W (or ) and L and on the polarity (nor p-channel) of the input device. The optimization process will consequently return the two optimum values (or ) and that give the minimum ENC . In order to proceed with the optimization of the input MOSFET, the parameters and must be expressed as functions of W (or ) and L. In the following sections, the modeling of these parameters will be discussed, starting from the solution that the CMOS designers frequently adopted in the past, before the advent of the deep submicron CMOS technologies.
IV. CLASSICAL (C) MODEL
, AND In the past, the front-end designers frequently adopted the following models [9] - [13] ( 7) where is the oxide capacitance per unit of area, k is Boltzmann's constant, T is the absolute temperature, is the MOSFET transconductance dependent on and L, and is the noise coefficient. We will refer to this model as C-model.
Substituting (7) in (5) produces (8) where is the transconductance per unit of W. The function can be easily extracted for specific values of L from simulations using the model and parameters (2) available for the technology. The coefficient can be extracted from a measurement of the input noise spectral density, it is assumed to be independent of L and it may differ for n-channel and p-channel devices. For the TSMC 0.25 m technology fF/ m and can be found from PSPICE [14] simulations using advanced models such as BSIM3v3. 1 [15] which have been extensively validated against experimental measurements in all regions of device operation (Fig. 2) . Our measurements on samples with minimum L at 1 kHz give J and J. In Fig. 3 , the optimum ENC for pF and s, calculated for n-and p-channel devices with different L as function of is shown. To obtain this plot, a table of values was generated using PSPICE with the BSIM3v3.1 parameters extracted from a typical run of this technology. The optimum device width for each was then selected by minimizing (8) numerically. For minimum L the white and components and the optimum W are also reported. It can be observed that, due to the lower , the p-channel devices offer a better resolution than the n-channel devices (lower ) and this is generally true, except at the shortest . It also indicates that the choice and offers better results in an amount that depends on the white contribution relative to the contribution.
V. ENHANCED (E) MODEL FOR
The model for the white noise spectral density in (7) provides a crude estimation valid for long channel MOSFETs operating in strong inversion. In most cases the input MOSFET of the front-ends operate in moderate to weak inversion, and a more accurate model is required. In addition, in deep submicron MOSFETs an excess noise factor above unity has been frequently reported.
An equation that better estimates the white noise in all regions of operation can be found in [16] - [19] (9) where is the electron or hole mobility, is the total inversion charge, and is the excess noise factor. This equation can be approximated with [18] (10) where is the subthreshold slope coefficient ranging around 1.2-1.3 and is a dimensionless coefficient ranging between and . The same authors of [18] proposed the following interpolation function (11) where is known as inversion coefficient and . From other authors is a simpler approximation for dependent on and [19] . A slower interpolation function is reported in [17] and [2] , along with the companion model for the gate capacitance. A comparison to modeling and to noise measurements [2] suggests that (11), here adopted, might be more accurate. In Fig. 4 the gamma coefficient versus the inversion coefficient is shown. The regions of operation for the MOSFET are also indicated. In most cases the optimized input MOSFET operates in the moderate region.
Introducing the enhanced (E) model (10)- (11) into (5) produces (12) For the TSMC 0.25-m technology and, from our measurements, whenever (weak and moderate inversion) and is small ( is the drain-source saturation voltage). Good agreement with these results can be found in the literature [2] , [20] - [22] .
In Fig. 5 the optimum ENC from (12) for pF and s, calculated for n-and p-channel devices with minimum L as function of , is shown, compared to C-model results (dashed lines). The optimum W (right scale) is also reported. It can be observed that the E-model provides a different ENC estimate especially at low power, where the white noise 
VI. ENHANCED (E) MODEL FOR
The gate capacitance in (5) must include any term dependent on the size (W,L) of the input MOSFET. A more accurate estimate of should consider the gate-to-source and gate-to-drain overlap components [17] . These extrinsic terms are proportional to the width W of the MOSFET and, in deep submicron technologies, are typically not negligible. In addition, the intrinsic component of in saturation is a fraction of WL [17] . An improved model for , here referred as Ci-model, is (13) where is the overlap capacitance density, equal for drain and source. Introducing (13) in (12) it follows (14) For the TSMC 0.25 m technology typical values for are in the range 300-600 fF/mm, where the lower values are reported by TSMC and the higher values are reported by the MOSIS Service [23] .
In Fig. 6 , the optimum ENC from (14) for pF and s, calculated for n-and p-channel devices with minimum L as function of , is shown. When compared to Figs. 3 and 5 it can be observed that the choice does not apply anymore. Both n-and p-channel devices can offer a better resolution for L higher than . This conclusion is valid whenever noise dominates, and can be understood by rewriting (14) for this case (15) By calculating the derivative of (15) with respect to W, the optimum width for the minimum ENC can be calculated for each L (16) Capacitive matching applies ( , as in the classical case) and, by superposition, the can be written (17) The plot in Fig. 7 , derived from (17) for n-channel MOSFETs, illustrates the impact of L on the optimum ENC for the case of dominant noise. Intuitively, as L increases the noise contribution decreases more rapidly than the increase in gate capacitance.
The Ci-model (13) for still does not take into account the dependence of the intrinsic gate capacitance on the drain current density . This dependence in deep submicron technologies can be relevant, especially in the transition from weak, thorough moderate, to strong inversion. An enhanced (E) model for can be written as (18) where is the gate capacitance density, and it includes the bias dependence, intrinsic, and extrinsic components.
As for , the function can be extracted for specific values of L from a Spice simulation using the model and parameters available for the technology. For the TSMC 0.25-m can be obtained from BSIM3v3.1 simulations as shown in Fig. 8 . The results for C-and Ci-models for the n-channel device at minimum L are reported for comparison. It is worth noting that the cutoff frequency of the MOSFET, given by , remains an increasing function of and, in the regions of interest it easily exceed tens of MHz.
Substitution of (18) into (12) In Fig. 9 , the optimum ENC from (19) for pF and s, calculated for n-and p-channel devices with different L as function of , is shown. For two cases the component (dashed line) and the optimum W (right scale) are also reported. It can be observed again that the choice does not apply. In addition, for the n-channel MOSFET, the choice does not apply, since a better resolution can be achieved at lower than the maximum allocated. This conclusion is valid whenever noise dominates, and can be understood by rewriting (19) for this case (20) By taking into account (6) and calculating the derivative of (20) with respect to W, the optimum width for the minimum ENC can be calculated for each L (21) Capacitive matching does not apply except for the regions where and, by superposition, the turns out to be (22) The plot in Fig. 10 , derived from (22) for n-channel device with minimum L and pF, illustrates the impact of on the optimum ENC for cases of dominant noise. The ratio (right scale, dashed line) is also reported. Intuitively, as increases the gate capacitance increases while the noise contribution does not change.
VII. ENHANCED (E) MODEL FOR LOW-FREQUENCY NOISE
In Fig. 11 , the typical equivalent input noise spectral densities measured on n-and p-channel devices in TSMC 0.25 m with different L are shown, and compared to the slope. Two relevant results should be observed. The first concerns the slope, which differs from , being in this case higher for p-channel devices and lower for n-channel devices. The second concerns the ratio between spectra, which is higher ( for m versus m) compared to the square root of the ratio between L ( for m versus m). A similar trend for short channel devices in deep submicron technologies was reported by other authors [2] , [24] - [28] .
In Fig. 12 the typical spectra for n-and p-channel devices with m at different drain current densities are shown. The dependence of the low-frequency component on the bias point appears negligible. This result seems in agreement with others reported in the literature for MOSFETs operating from weak inversion up to the border between moderate and strong inversion [3] , [29] - [32] , which is the region of interest for our applications. Some authors have reported an increase moving toward very strong inversion [31] - [33] .
The results reported in Figs. 11 and 12 indicate that the lowfrequency component of the noise power spectral density could be better approximated by using the following enhanced (E) model (23) where now depends on L, and the slope depends on the coefficient .
The nonslope requires a review of the low-frequency component of the ENC. The second term of (2) now becomes (24) and (3) can be rewritten (25) Concerning the two other coefficients in (4) it is worth noting that and . In Table II the ratio is calculated for the filters in Table I . The final expression for the ENC related to series noise, adopting the E-model for , and , becomes For the TSMC 0.25 m technology typical values for and are reported in Table III . As in previous cases we will simplify our analysis by assuming for n-channel devices As consequence of the nonslope, a front-end optimized for a given peaking time will show in the ENC a low-frequency noise component dependent on , as shown in Fig. 13 for the case pF, W, s.
VIII. ACHIEVABLE RESOLUTION IN TSMC 0.25 m
By applying the final (27) to the TSMC 0.25-m CMOS, it is possible to estimate the ENC achievable with this technology. The results will give a general idea of what to expect. An exhaustive analysis in this sense is beyond the scope of this paper.
In Fig. 14(a) and (b), the and for pF and s, calculated using the full E-model for n-and p-channel devices with different L as functions of are shown. For comparison, the two minimum L cases for the C-model are reported. The difference between E-and C-model in the estimate of the achievable for the n-channel devices is relevant, while for the p-channel devices may appear small. On the other hand, the difference in terms of MOSFET size optimization is in both cases relevant. The enhanced model not only provides a more accurate ENC estimate, but it also provides a better MOSFET size optimization and, eventually, a better resolution.
In Fig. 15(a) and (b) , the and for pF versus and for s versus , calculated using the E-model for n-and p-channel devices with different L, are shown, assuming a power budget limit of mW. In the case of Fig. 15(a) the reduction in can be observed for higher values of . In the case of Fig. 15(b) , the reduction in can be observed for smaller values of . In both cases, this is consequence of the dependence of the gate capacitance on the drain current density, which pushes the input MOSFET toward the weak inversion. The enhanced model not only provides a more accurate ENC estimate, but it also provides a better power optimization.
In Fig. 16(a) and (b), we report, as examples, some experimental results from two front-end ASICs recently developed in TSMC 0.25-m CMOS. In Fig. 16(a) , the ENC versus from a prototype for a time projection chamber (TPC) [34] is shown. The ASIC implements 32 front-end channels with n-MOS inputs, 16 with m and 16 with m. The gate capacitance was, in both cases, on the order of 1.4 pF. We observed a % difference in ENC slope with better resolution for the longer channel, a result that appears in line with the discussion presented here. In Fig. 16(b) , the ENC versus from an ASIC prototype for a Coplanar Grid Sensor [35] is shown. The ASIC implements an n-MOS input with m. The gate and input capacitances were on the order of 12 and 60 pF, respectively. A low-frequency noise component proportional to , in agreement with , can be observed.
IX. CONCLUSION
The optimization of the input MOSFET for charge amplifiers in deep submicron technology requires proper modeling of the series noise and gate capacitance. The ENC relation (27) presented here, based on modern MOS models which accurately simulate submicron device behavior in moderate inversion, serves this purpose. It allows a more accurate ENC estimate and a better MOSFET optimization. The results indicate that the traditional choice of selecting the minimum channel length and the maximum allocated power do not always offer the best resolution. Also, for an optimized front-end, the low-frequency noise contribution to the ENC may depend on the time constant of the filter. The results here reported, based on the commercial TSMC 0.25 m CMOS, can be easily extended to other deep submicron technologies.
